# Lecture 7, Sep 22, 2022

## SystemVerilog HDL

- SystemVerilog is a hardware description language that allows the specification of logic functions using high level abstractions
- Modules are blocks of hardware with inputs and outputs
- Example:

### endmodule

• Modules are not functions – they cannot call themselves

# Multiplexers (Mux)



Figure 1: 2 to 1 multiplexer symbol

- A circuit that has an output f, controlled by either of two inputs x, y, based on an input s- If s is 0, then f is controlled by x, else y
- Truth table:

sxy	f
000	0
001	0
010	1
011	1
100	0
101	1
110	0
111	1

• Verilog:

### 

assign f = (-s & x) | (s & y);endmodule

- Muxes can be extended to multiple inputs, and also multi-bit signals (buses)
   A slash with a number is drawn on a wire to indicate that it is a bus
- Example: 2-bit mux
  - -x and y are now 2-bit buses
  - Implemented with 2 muxes

### Adders

- Half adder: adding two one-bit numbers
  - Max result can be 2, so output from the half adder is 2 bits  $s_1, s_0$
- $s_1 = ab, s_2 = a \oplus b$  where  $\oplus$  is the XOR operator

#### endmodule

- Full adder: includes a carry input
  - Adding multiple bits involves inputs  $a_i, b_i$  and also a carry  $c_i$
  - Each column (except for the rightmost bit) adds 3 bits (2 inputs plus a carry)
  - Leftmost column produces a  $c_{out}$

$c_i \ a_i \ b_i$	$c_{i+1}$	$s_i$
000	0	0
001	0	1
010	0	1
011	1	0
100	0	1
101	1	0
110	1	0
111	1	1

- c<sub>i+1</sub> = c<sub>i</sub>a<sub>i</sub> + c<sub>i</sub>b<sub>i</sub> + a<sub>i</sub>b<sub>i</sub> (carry is 1 if at least 2 inputs are 1, aka a majority function), s<sub>i</sub> = a<sub>i</sub> ⊕ b<sub>i</sub> ⊕ c<sub>i</sub>
  s<sub>i</sub> is a three-input XOR, equivalent to (a<sub>i</sub> ⊕ b<sub>i</sub>) ⊕ c<sub>i</sub>, which produces 1 if an odd number of inputs is 1 (aka an odd function)
- The carry-out of each full adder is connected to the carry-in of the next bit (known as a ripple carry adder)
- Verilog:

assign cout = (cin & a) | (cin & b) | (a & b);endmodule